



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/069,306	07/03/2002	Donald F. Hooper	10559-303US1	1999
20/985 7590 04/27/2009 FISH & RICHARDSON, PC P.O. BOX 1022 MINNEAPOLIS, MN 55440-1022				
EXAMINER FENNEMA, ROBERT E				
ART UNIT		PAPER NUMBER		
2183				
NOTIFICATION DATE		DELIVERY MODE		
04/27/2009		ELECTRONIC		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

PATDOCTC@fr.com

Office Action Summary

Application No.

10/069,306

Applicant(s)

HOOPER ET AL.

Examiner

ROBERT E. FENNEMA

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 19 May 2008.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1, 4-8, 10-16, 18-22, 24 and 26 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1, 4-8, 10-16, 18-22, 24, and 26 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date _____
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: _____

DETAILED ACTION

1. Claims 1, 4-8, 10-16, 18-22, 24, and 26 have been considered.
2. A new Examiner of record has taken over this case. Future correspondence may be addressed to Robert Fennema (contact information at the end of this action)
3. In view of the Appeal Brief filed on 5/19/2008, PROSECUTION IS HEREBY REOPENED. A new ground of rejection is set forth below.

To avoid abandonment of the application, appellant must exercise one of the following two options:

(1) file a reply under 37 CFR 1.111 (if this Office action is non-final) or a reply under 37 CFR 1.113 (if this Office action is final); or,

(2) initiate a new appeal by filing a notice of appeal under 37 CFR 41.31 followed by an appeal brief under 37 CFR 41.37. The previously paid notice of appeal fee and appeal brief fee can be applied to the new appeal. If, however, the appeal fees set forth in 37 CFR 41.20 have been increased since they were previously paid, then appellant must pay the difference between the increased fees and the amount previously paid.

A Supervisory Patent Examiner (SPE) has approved of reopening prosecution by signing below:

Claim Objections

4. In Claims 4-8, 10-11, 13, and 18-21 are objected to for "wakes up the swapped, current context". The current language is confusing, as the claim implies that a running context is waken. Examiner recommends the use of terms such as "first" and "second" to describe the contexts, instead of (or as a supplement to) "current" or "swapped" to avoid such confusion.
5. In Claim 4, Line 3, "the thread's SRAM signal" lacks antecedent basis.
6. In Claim 5, Line 3, "the thread's SDRAM signal" lacks antecedent basis.
7. In Claim 6, Line 3, "the thread's FBI signal" lacks antecedent basis.
8. In Claim 7, Line 3, "the sequence number" lacks antecedent basis.
9. In Claim 8, Line 8, "the thread's interthread signal" lacks antecedent basis.
10. In Claim 11 Line 3, "this thread" lacks antecedent basis.
11. In Claim 12, Line 3, "the thread" lacks antecedent basis.
12. In Claim 18, Line 3, "the thread's SRAM signal" lacks antecedent basis.

13. In Claim 19, Line 2, it is believed that "sram_swap" should read "sdram_swap".
14. In Claim 19, Line 3 "the thread's SDRAM signal" lacks antecedent basis.
15. In Claim 20, Line 3, "the thread's interthread signal" lacks antecedent basis.

Claim Rejections - 35 USC § 112

16. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

17. Claim 11 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Claim 11 cites that "when new data in a receive FIFO is available for this thread to process". However, "this thread" lacks antecedent basis, and it is unclear what is being attempted to be claimed, as there are multiple threads. Examiner is assuming for the purposes of examination that "this thread" refers to the swapped out thread, but correction is required.

18. Claim 12 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Claim 12 refers to "the thread", which lacks antecedent basis, and it is unclear which thread the Applicant is referring to, the current thread, the first

thread, or the different thread. Correction is required. Examiner is assuming the former for the purposes of examination.

Claim Rejections - 35 USC § 102

19. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

20. Claims 1, 12, 14-16, 21, 24, and 26 are rejected under 35 U.S.C. 102(e) as being anticipated by Borkenhagen et al. (USPN 6,212,544, herein Borkenhagen).

21. As per Claim 1, Borkenhagen teaches: A method of operating a multithreaded parallel processor comprising:

directing the processor having a plurality of microengines (Figure 3) to swap, based on a user-specified parameter specified in a context-swap instruction, a currently running context, corresponding to a first thread, in a specified microengine to let another context, corresponding to a different thread that is ready to execute, execute in that microengine and cause a different context and associated program counter to be selected (Column 14, Lines 16-20, 29-33, and 41-44. Software (user) instructions can be executed to enable or disable specific events to cause a context switch, which

causes a new context, which inherently has its own program counter, to be executed in place of the original), with the swapped first thread automatically re-enabled to run at some subsequent context arbitration point (Abstract, this is how context switching works),

wherein directing the processor comprises waking up the swapped out context when the user-specified parameter specified in the context-swap instruction is activated, with the user-specified parameter specifying an occurrence of an event (Column 14, Line 16 – Column 15, Line 15, each thread/context has a series of enable bits, and when the event defined by the enable bit is activated, the contexts switch (either sleeping or waking the context, depending on the situation).

22. As per Claim 12, Borkenhagen teaches: The method of claim 1 wherein the user-specified parameter specifies "kill" which prevents the current context or thread from executing again until an appropriate enable bit for the thread is set in a CTX_ENABLES register (Column 14, Lines 41-44, an instruction can disable all event conditions, preventing it from being switched back in).

23. As per Claim 14, Borkenhagen teaches: The method of claim 1 wherein directing further comprises:

in response to an optional_token "defer one" specified in the context-swap instruction, executing an additional instruction in an instruction stream of the currently running context before the context is swapped (Column 17, Lines 1-27, if certain

conditions are met, one instruction must be executed prior to any swap occurring).

24. As per Claim 15, Borkenhagen teaches: A method of operating a multithreaded parallel processor, the method comprising:

receiving a user-specified parameter specified in a context-swap instruction (Column 14, Lines 16-20, 29-33, and 41-44. Software (user) instructions can be executed to enable or disable specific events to cause a context switch);

performing a swapping operation to cause an executing context process corresponding to a first thread to be swapped with a different context and associated program counter, corresponding to a different thread that is ready to execute (Column 5, Lines 10-12, different threads inherently have their own program counters), the swapped first thread being automatically re-enabled to run at some subsequent context arbitration point (Abstract, this is how context switching works); and

waking up the swapped out context when the user-specified parameter specified in the context-swap instruction is activated, with the user-specified parameter specifying an occurrence of an event (Column 14, Line 16 – Column 15, Line 15, each thread/context has a series of enable bits, and when the event defined by the enable bit is activated, the contexts switch (either sleeping or waking the context, depending on the situation)).

25. As per Claim 16, Borkenhagen teaches: The method of claim 15 wherein performing comprises swapping a currently running context in a specified microengine

to let another context execute in that microengine (Column 5, Lines 10-12).

26. As per Claim 21, Borkenhagen teaches: The method of claim 15 further comprising:

in response to an optional_token "defer one" specified in the context-swap instruction, executing an additional instruction in an instruction stream of the currently running context before the context is swapped (Column 17, Lines 1-27, if certain conditions are met, one instruction must be executed prior to any swap occurring).

27. As per Claim 24, Borkenhagen teaches: A computer program product residing on a computer readable storage device for causing a multithreaded parallel processor to perform a function, the computer program product comprising instructions causing the processor to:

receive a user-specified parameter specified in a context-swap instruction (Column 14, Lines 16-20, 29-33, and 41-44. Software (user) instructions can be executed to enable or disable specific events to cause a context switch);

perform a swapping operation to cause an executing context process corresponding to a first thread to be swapped with a different context and associated program counter, corresponding to a different thread that is ready to execute (Column 5, Lines 10-12, different threads inherently have their own program counters), the swapped first thread is automatically re-enabled to run at some subsequent context arbitration point (Abstract, this is how context switching works); and

wake up the swapped out context when the voluntary swap parameter specified in the context-swap instruction is activated, with the parameter specifying an occurrence of an event (Column 14, Line 16 – Column 15, Line 15, each thread/context has a series of enable bits, and when the event defined by the enable bit is activated, the contexts switch (either sleeping or waking the context, depending on the situation)).

28. As per Claim 26, Borkenhagen teaches: The method of claim 1 wherein the user-specified parameter specifies "voluntary" (Column 18, Lines 55-59).

Claim Rejections - 35 USC § 103

29. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

30. Claims 4-8, 10-11, 13, 18-20, and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Borkenhagen, in view of Official Notice.

31. As per Claim 22, Borkenhagen teaches: A parallel processor that can execute multiple contexts and that comprises:

a program counter for each executing context (inherent);

an arithmetic logic unit coupled to the register stack (Figure 3, the execution units) and a program control store that stores a context swap instruction (Column 16, Lines 20-22) that causes the processor to:

receive a user-specified parameter in the context swap instruction specified in the context swap instruction (Column 14, Lines 16-20, 29-33, and 41-44. Software (user) instructions can be executed to enable or disable specific events to cause a context switch);

perform a swap operation to cause an executing context process corresponding to a first thread to be swapped with a different context and associated program counter, corresponding to a different thread that is ready to execute (Column 5, Lines 10-12, different threads inherently have their own program counters), the swapped first thread is automatically re-enabled to run at some subsequent context arbitration point (Abstract, this is how context switching works); and

wake up the swapped out context when the user-specified parameter specified in the context-swap instruction is activated, the user-specified parameter specifying an occurrence of an event (Column 14, Line 16 – Column 15, Line 15, each thread/context has a series of enable bits, and when the event defined by the enable bit is activated, the contexts switch (either sleeping or waking the context, depending on the situation)), but fails to teach:

a register stack.

Borkenhagen teaches a set of registers (Column 8, Line 1), but does not teach that these registers are a "stack". However, Examiner is taking Official Notice that a

stack is one of the few common ways to arrange a register, that one of ordinary skill in the art would be aware of this, and thus, one of ordinary skill in the art would have been motivated to implement the registers as a stack, as implementing the registers as a stack instead of an array is a design choice, and not a patentable or innovative distinction.

32. As per Claim 4, Borkenhagen teaches: The method of claim 1, but fails to teach: wherein the user-specified parameter specifies "sram Swap", and which swaps out the current context and wakes up the swapped, current context when the thread's SRAM signal is received.

While Borkenhagen does not specifically teach that one of the parameters is a "sram swap", dealing with the SRAM signal, Borkenhagen does teach a large number of signals that can trigger a context switch, as shown in Columns 14 and 15, and also notes that there are a large number of extra bits available for future use. Examiner is taking Official Notice that one of ordinary skill in the art would have been motivated to make use of any number of other signals, including the SRAM signal, to trigger a context switch, if their particular implementation deemed it beneficial. Given that Borkenhagen provides both the motivation and the structure to add in additional signals, Examiner believes it would be an obvious distinction to use the SRAM signal to switch threads.

33. As per Claim 5, Brokenhagen teaches: The method of claim 1, but fails to teach:

wherein the user-specified parameter specifies "sdram Swap," which swaps out the current context and wakes up the swapped, current context when the thread's SDRAM signal is received.

While Borkenhagen does not specifically teach that one of the parameters is a "sdram swap", dealing with the SDRAM signal, Borkenhagen does teach a large number of signals that can trigger a context switch, as shown in Columns 14 and 15, and also notes that there are a large number of extra bits available for future use. Examiner is taking Official Notice that one of ordinary skill in the art would have been motivated to make use of any number of other signals, including the SDRAM signal, to trigger a context switch, if their particular implementation deemed it beneficial. Given that Borkenhagen provides both the motivation and the structure to add in additional signals, Examiner believes it would be an obvious distinction to use the SDRAM signal to switch threads.

34. As per Claim 6, Borkenhagen teaches: The method of claim 1, but fails to teach: wherein the user-specified parameter specifies "FBI" which swaps out the current context and wakes up the swapped, current context when the thread's FBI signal is received indicating that an FBI CSR, Scratchpad, TFIFO, or RFIFO operation has completed.

While Borkenhagen does not specifically teach that one of the parameters is "fbi", dealing with the FBI signal, Borkenhagen does teach a large number of signals that can trigger a context switch, as shown in Columns 14 and 15, and also notes that there are

a large number of extra bits available for future use. Examiner is taking Official Notice that one of ordinary skill in the art would have been motivated to make use of any number of other signals, including the FBI signal, to trigger a context switch, if their particular implementation deemed it beneficial. Given that Borkenhagen provides both the motivation and the structure to add in additional signals, Examiner believes it would be an obvious distinction to use the FBI signal to switch threads.

35. As per Claim 7, Borkenhagen teaches: The method of claim 1, but fails to teach: wherein the user-specified_parameter specifies "seq_num1_change/seq_num2_change", which swaps out the current context and wakes up the swapped, current context when a value of the sequence number changes.

While Borkenhagen does not specifically teach that one of the parameters is a "seq_num1_change/seq_num2_change", dealing with a sequence number, Borkenhagen does teach a large number of signals that can trigger a context switch, as shown in Columns 14 and 15, and also notes that there are a large number of extra bits available for future use. Examiner is taking Official Notice that one of ordinary skill in the art would have been motivated to make use of any number of other signals, including a sequence number, to trigger a context switch, if their particular implementation deemed it beneficial. Given that Borkenhagen provides both the motivation and the structure to add in additional signals, Examiner believes it would be an obvious distinction to use a sequence number to switch threads.

36. As per Claim 8, Borkenhagen teaches: The method of claim 1, but fails to teach: wherein the user-specified parameter specifies "inter_thread" which swaps out the current context and wakes up the swapped, current context when the thread's interthread signal is received.

While Borkenhagen does not specifically teach that one of the parameters is an "inter_thread" signal, dealing with the interthread signal, Borkenhagen does teach a large number of signals that can trigger a context switch, as shown in Columns 14 and 15, and also notes that there are a large number of extra bits available for future use. Examiner is taking Official Notice that one of ordinary skill in the art would have been motivated to make use of any number of other signals, including the interthread signal, to trigger a context switch, if their particular implementation deemed it beneficial. Given that Borkenhagen provides both the motivation and the structure to add in additional signals, Examiner believes it would be an obvious distinction to use the interthread signal to switch threads.

37. As per Claim 10, Borkenhagen teaches: The method of claim 1, but fails to teach: wherein the user-specified parameter specifies "auto_push" which swaps out the current context and wakes up the swapped, current_context when SRAM transfer read register data has been automatically pushed by a FBus interface.

While Borkenhagen does not specifically teach that one of the parameters is an "auto_push" signal, dealing with the FBus signal, Borkenhagen does teach a large number of signals that can trigger a context switch, as shown in Columns 14 and 15,

and also notes that there are a large number of extra bits available for future use.

Examiner is taking Official Notice that one of ordinary skill in the art would have been motivated to make use of any number of other signals, including the FBus signal, to trigger a context switch, if their particular implementation deemed it beneficial. Given that Borkenhagen provides both the motivation and the structure to add in additional signals, Examiner believes it would be an obvious distinction to use the FBus signal to switch threads.

38. As per Claim 11, Borkenhagen teaches: The method of claim 1, but fails to teach: wherein the user-specified parameter specifies "startreceive" which swaps out the current context and wakes up the swapped, current context when new data in a receive FIFO is available for this thread to process.

While Borkenhagen does not specifically teach that one of the parameters is a "startrecieve" signal, dealing with FIFO availability, Borkenhagen does teach a large number of signals that can trigger a context switch, as shown in Columns 14 and 15, and also notes that there are a large number of extra bits available for future use. Examiner is taking Official Notice that one of ordinary skill in the art would have been motivated to make use of any number of other signals, including whether FIFO data is available, to trigger a context switch, if their particular implementation deemed it beneficial. Given that Borkenhagen provides both the motivation and the structure to add in additional signals, Examiner believes it would be an obvious distinction to use a FIFO available signal to switch threads.

39. As per Claim 13, Borkenhagen teaches: The method of claim 1, but fails to teach:

wherein the user-specified parameter specifies "pci" which swaps out the current context and wakes up the swapped, current context when a PCI unit signals that a DMA transfer has been completed.

While Borkenhagen does not specifically teach that one of the parameters is a "pci" signal, dealing with DMA transfers, Borkenhagen does teach a large number of signals that can trigger a context switch, as shown in Columns 14 and 15, and also notes that there are a large number of extra bits available for future use. Examiner is taking Official Notice that one of ordinary skill in the art would have been motivated to make use of any number of other signals, including whether the PCI signal has activated, to trigger a context switch, if their particular implementation deemed it beneficial. Given that Borkenhagen provides both the motivation and the structure to add in additional signals, Examiner believes it would be an obvious distinction to use a PCI signal to switch threads.

40. As per Claim 18, Borkenhagen teaches: The method of claim 15. but fails to teach:

wherein the user-specified parameter specifies "sram Swap", and performing a swapping comprises swapping out the current context and waking up the swapped, current context when the thread's SRAM signal is received.

While Borkenhagen does not specifically teach that one of the parameters is a "sram swap", dealing with the SRAM signal, Borkenhagen does teach a large number of signals that can trigger a context switch, as shown in Columns 14 and 15, and also notes that there are a large number of extra bits available for future use. Examiner is taking Official Notice that one of ordinary skill in the art would have been motivated to make use of any number of other signals, including the SRAM signal, to trigger a context switch, if their particular implementation deemed it beneficial. Given that Borkenhagen provides both the motivation and the structure to add in additional signals, Examiner believes it would be an obvious distinction to use the SRAM signal to switch threads.

41. As per Claim 19, Borkenhagen teaches: The method of claim 15, but fails to teach:

wherein the user-specified parameter specifies "sram Swap", and performing a swapping comprises swapping the current context and waking up the swapped, current context when the thread's SDRAM signal is received.

While Borkenhagen does not specifically teach that one of the parameters is a "sdram swap", dealing with the SDRAM signal, Borkenhagen does teach a large number of signals that can trigger a context switch, as shown in Columns 14 and 15, and also notes that there are a large number of extra bits available for future use. Examiner is taking Official Notice that one of ordinary skill in the art would have been motivated to make use of any number of other signals, including the SDRAM signal, to

trigger a context switch, if their particular implementation deemed it beneficial. Given that Borkenhagen provides both the motivation and the structure to add in additional signals, Examiner believes it would be an obvious distinction to use the SDRAM signal to switch threads.

42. As per Claim 20, Borkenhagen teaches: The method of claim 15, but fails to teach:

wherein the user-specified parameter specifies "inter_thread" which swaps out the current context and wakes up the swapped, current context when the thread's interthread signal is received.

While Borkenhagen does not specifically teach that one of the parameters is an "inter_thread" signal, dealing with the interthread signal, Borkenhagen does teach a large number of signals that can trigger a context switch, as shown in Columns 14 and 15, and also notes that there are a large number of extra bits available for future use. Examiner is taking Official Notice that one of ordinary skill in the art would have been motivated to make use of any number of other signals, including the interthread signal, to trigger a context switch, if their particular implementation deemed it beneficial. Given that Borkenhagen provides both the motivation and the structure to add in additional signals, Examiner believes it would be an obvious distinction to use the interthread signal to switch threads.

Response to Arguments

43. Examiner has considered the Applicant's arguments, however, they are moot in light of the Examiner providing a new grounds of rejection. Because of this, this action is being made non-final.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to ROBERT E. FENNEMA whose telephone number is (571)272-2748. The examiner can normally be reached on Monday-Friday, 8:30-6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Eddie P Chan/

Robert E Fennema

Application/Control Number: 10/069,306

Page 20

Art Unit: 2183

Supervisory Patent Examiner, Art Unit 2183

Examiner
Art Unit 2183

RF